

Please write clearly in blo	ock capitals.		
Centre number		Candidate number	
Surname			
Forename(s)			
Candidate signature			

A-level PHYSICS

Paper 3
Section B Electronics

Thursday 14 June 2018

Morning

Materials

For this paper you must have:

- a pencil and a ruler
- · a scientific calculator
- a Data and Formulae Booklet.

Time allowed: The total time for both sections of this paper is 2 hours. You are advised to spend approximately 50 minutes on this section.

Instructions

- Use black ink or black ball-point pen.
- Fill in the boxes at the top of this page.
- Answer all questions.
- You must answer the questions in the spaces provided. Do not write outside the box around each page or on blank pages.
- Do all rough work in this book. Cross through any work you do not want to be marked.
- Show all your working.

Information

- The marks for questions are shown in brackets.
- The maximum mark for this paper is 35.
- You are expected to use a scientific calculator where appropriate.
- A Data and Formulae Booklet is provided as a loose insert.

For Examiner's Use				
Question	Mark			
1				
2				
3				
4				
5				
TOTAL				




Section B

Answer all questions in this section.

Two logic inputs, **A** and **B**, feed into the logic circuit shown in **Figure 1**. The logic output from the circuit is **Q**.

Figure 1



Deduce the Boolean expression for the output of this logic circuit in terms of inputs ${\bf A}$ and ${\bf B}$.

Include all the logic operations that take place between the inputs and the output.

[2 marks]

Q	=			

0 1.2 The truth table shows some of the logic states for the logic gates in **Figure 1**.

Complete the truth table.

[2 marks]


В	A	С	D	E	F	Q
0	0		1		0	0
0	1		1		1	1
1	0		0		0	1
1	1		0		0	0



7

- 0 1 . 3
- **Figure 2** shows a different logic circuit that produces the same logic output as that of **Figure 1**.

Figure 2



A manufacturer wants to produce a system that uses this logic function, but is undecided as to which circuit to use.

Suggest, giving reasons, **two** benefits of using the logic circuit in **Figure 2** compared to the logic circuit in **Figure 1**.

[2 marks]

		[=

0 1 . 4	State the single logic gate that would perform the same logic function as the circuits
	shown in Figure 1 and Figure 2

[1 mark]

Turn over for the next question

找名校导师,用小草线上辅导(微信小程序同名)

0 2 . 1 An ultrasound sensor produces an output that needs to be amplified to $3.0\ \mathrm{V}$ The amplifier used has a voltage gain of 40


Calculate the input voltage $V_{\rm in}$ to the amplifier from the sensor.

[1 mark]



0 2 . 2 An operational amplifier in non-inverting mode is used to amplify the output of the sensor. The partially completed circuit diagram is shown in Figure 3.

Figure 3





Complete the circuit diagram in Figure 3 by adding and labelling two resistors, $R_{\rm in}$ and $R_{\rm f}$, so that the operational amplifier is correctly configured in its non-inverting

The power lines should not be shown in the completed diagram.

[2 marks]



0 2 . 3		resistors selected ne non-inverting a			ge gain of 40 can
	1 kΩ	$3.6~\mathrm{k}\Omega$	10 kΩ	39 kΩ	150 kΩ [2 marks]
0 2.4	The ultrasound fr	equency detected nal amplifier	by the sensor is 5	50 kHz	
		gain ×	bandwidth = 1.0	MHz	
	Discuss whether voltage.	this operational ar	mplifier is suitable	for amplifying th	e sensor's output
	voltage.				[2 marks]
	<u>-</u>				






0 3 Figure 4 shows a block (subsystem) diagram for a radio communication system. Figure 4 information input (eg voice) input transmitting modulator amplifier transducer aerial Α В C transmission path (eg free space) information output receiving output amplifier demodulator aerial transducer F Ε D 3 0 1 State the letter representing the subsystem in which you might find an induced emf being generated. [1 mark] 3 . 2 State the letter representing the subsystem where the audio and radio waves are combined. [1 mark] 0 3 . 3 The signal strength at stage **D** must be amplified. Explain why the signal strength at stage **D** is weak. [1 mark]




0 3 . 4

Figure 5 shows graphs of a radio carrier signal and a modulating sine wave.


Figure 5



Modulating sine wave



Combined AM signal



Complete the graph in **Figure 5** to represent the combined amplitude modulated (AM) signal.

[1 mark]


Question 3 continues on the next page

Turn over ▶



to people outside London.
nge 540 kHz to
e full audio
[3 marks]










0 4 . 1

Figure 6 shows an astable circuit based on a NOT logic gate. The symbol in the centre of the logic gate means that the output $V_{\rm o}$ changes at two different input values of V_c depending on whether the input voltage is rising or falling.

Figure 6



The pulse repetition frequency (PRF) for this particular circuit is given by:

$$\frac{1}{1.4 RC}$$

Calculate the PRF in kHz

[1 mark]

kHz


0 4 . 2

The supply voltage to the NOT gate is $V_{\rm s}$

- When V_c increases and reaches the upper switching threshold (UST), the output of the NOT gate will switch from $V_{\rm s}$ to $0~{
 m V}$
- When V_c decreases and reaches the lower switching threshold (LST), the output of the NOT gate will switch from $0~\mathrm{V}$ to V_s

The graph in **Figure 7** shows V_c constantly changing as the capacitor charges and discharges.





Draw on **Figure 7** the output voltage V_0 for the astable circuit.

[1 mark]

0 4. 3 The circuit in **Figure 6** can be modified by the addition of a resistor to vary the PRF.

The astable is to be modified so that it produces a frequency 4 times that of the original.

Calculate the value of the resistor that should be added to the circuit and explain where in the circuit this additional resistor should be placed.

[2 marks]

value of resistor =	K12
	······································
	•

Question 4 continues on the next page


Turn over ▶



0 4 . 4

In another astable, two resistors (R_1 and R_2) and a capacitor C form a timing chain to control the mark and space times for a square wave produced at the output of the integrated circuit (IC) shown in **Figure 8**.

Figure 8



The charging time for the capacitor **C** is: $t_C = 0.7 \times (R_1 + R_2) \times C$ The discharging time for the capacitor **C** is: $t_D = 0.7 \times R_2 \times C$

Calculate, in $k\Omega$, values for \emph{R}_1 and \emph{R}_2 needed to produce a 5 kHz signal with 75% duty cycle given that the capacitor $\bf C$ has a value of $10~\rm nF$

[2 marks]

$$R_1 = k\Omega$$

$$R_2 =$$
____k Ω




8

0 4 . 5 The output of the IC in **Figure 8** is 5 V during the charging period and 0 V during the discharging period.

Draw on Figure 9 the wave pattern that represents this signal.

[2 marks]





Turn over for the next question


Turn over ▶

0 5	In a recording studio the output from a microphone is an analogue signal. The equipment in the studio converts this analogue signal into a digital signs storing it.	al before
	Discuss aspects of the analogue-to-digital conversion in this context.	
	In your answer you should include:	
	 what is meant by quantisation factors that affect the quality of the digital version of the analogue signal the advantages and disadvantages of digitising the analogue signal. 	
	You may use diagrams to help make clear aspects of your answer.	[6 marks]



辅导(微信小程序同名)





Copyright information

For confidentiality purposes, from the November 2015 examination series, acknowledgements of third party copyright material will be published in a separate booklet rather than including them on the examination paper or support materials. This booklet is published after each examination series and is available for free download from www.aqa.org.uk after the live examination series.

Permission to reproduce all copyright material has been applied for. In some cases, efforts to contact copyright-holders may have been unsuccessful and AQA will be happy to rectify any omissions of acknowledgements. If you have any queries please contact the Copyright Team, AQA, Stag Hill House, Guildford, GU2 7XJ.

Copyright © 2018 AQA and its licensors. All rights reserved.

