

Please write clearly i	n block capitals.	
Centre number	Candidate number	
Surname		
Forename(s)		
Candidate signature	I declare this is my own work.	_/

# A-level COMPUTER SCIENCE

Paper 2

Tuesday 9 June 2020

Morning

Time allowed: 2 hours 30 minutes

### **Materials**

For this paper you must have:

a calculator.

### Instructions

- Use black ink or black ball-point pen.
- Fill in the boxes at the top of this page.
- Answer all questions.
- You must answer the questions in the spaces provided. Do not write outside the box around each page or on blank pages.
- If you need extra space for your answer(s), use the lined pages at the end of this book. Write the question number against your answer(s).
- Do all rough work in this book. Cross through any work you do not want to be marked.

### Information

- The marks for questions are shown in brackets.
- The maximum mark for this paper is 100.

### Advice

- In some questions you are required to indicate your answer by completely shading a lozenge alongside the appropriate answer as shown.
- If you want to change your answer you must cross out your original answer as shown.
- If you wish to return to an answer previously crossed out, ring the answer you now wish to select as shown.

For Examiner's Use		
Question	Mark	
1		
2		
3		
4		
5		
6		
7		
8		
9		
10		
11		
TOTAL		



Answer all questions.

A sound has been sampled and recorded. The sound was sampled for 1 minute and 40 seconds at a sample rate of 8000 Hz with a 16-bit sample resolution.  A sample rate of 1 Hz means that one sample has been taken every second.  Calculate the minimum amount of storage space, in bytes, needed to store the sampled sound.  You should show your working.  [2 marks]
Calculate the minimum amount of storage space, <b>in bytes</b> , needed to store the sampled sound.  You should show your working.
sampled sound. You should show your working.
Answer
An analogue to digital converter (ADC) was used during the sampling process.
Explain the principles of operation of an ADC.  [2 marks]
^



0 2	Questions <b>02.2</b> , <b>02.3</b> , <b>02.4</b> and <b>02.5</b> use a normalised floating point representation with a 7-bit mantissa and a 5-bit exponent, both stored using <b>two's complement</b> .
0 2 . 1	Non-integer values such as -1.65 and 23/1068 can be represented by a computer using a fixed point or a floating point system.
	State <b>one</b> advantage of using a floating point system over a fixed point system and <b>one</b> advantage of using a fixed point system over a floating point system.
	You should assume that the two systems use the same number of bits to store a value.
	[2 marks]  Advantage of floating point
	Advantage of fixed point
0 2 . 2	The following is a floating point representation of a number:
	Mantissa Exponent
	Calculate the decimal equivalent of the number.
	Express your answer to at least four decimal places or as a fraction. You should show your working.
	[2 marks]
	Answer_



0 2.3	Questions <b>02.2</b> , <b>02.3</b> , <b>02.4</b> and <b>02.5</b> use a normalised floating point representation with a 7-bit mantissa and a 5-bit exponent, both stored using <b>two's complement</b> .  Write the normalised floating point representation of the decimal value 1632 in the boxes below.		
	You should show your working.	[3 marks]	
	Answer Mantissa Exponent		



12

	Questions <b>02.2</b> , <b>02.3</b> , <b>02.4</b> and <b>02.5</b> use a normalise with a 7-bit mantissa and a 5-bit exponent, both store		
0 2.4	State, in <b>decimal</b> , the highest (most positive) and low could be represented by this floating point system.	vest (most negative) va	alues that
	You should show your working.		[3 marks]
	Highest valueLowest value	alue	
0 2 . 5	When the decimal value 28.25 is converted into binary using this floating point system, a rounding error occurs.		
	Explain:		
	<ul> <li>why a rounding error has occurred, and</li> <li>what the system might do when the value 28.25 is</li> </ul>	converted into binary.	[2 marks]



0 3 . 1

Control Bus

**Figure 1** shows how some of the components inside a computer are connected together. The computer uses the von Neumann architecture. Some of the names of components have been omitted from **Figure 1** and replaced with the numbers **1** to **5** 

Keyboard Mouse Monitor

INSIDE THE PC

3 Graphics controller

Complete **Table 1** by writing in the **Component Number** column the numbers from **Figure 1** that correspond to the **Component Names**.

[2 marks]

Table 1

Component Name	Component Number (1–5)
Address Bus	
Data Bus	
Main Memory	
Processor	
USB I/O Controller	




0 3.2	The computer has 4 gibibytes of memory installed. How many kibibytes is this equivalent to?  [1 mark]
0 3 . 3	A tablet computer uses the Harvard crabit ature. Describe two edvantages of using
0 3.3	A tablet computer uses the Harvard architecture. Describe <b>two</b> advantages of using the Harvard architecture compared to the von Neumann architecture.  [2 marks]
	Advantage 1
	Advantage 2


Question 3 continues on the next page





拔
ďλ
⇉
'nς.
找名校导师
Ŧ
_
田上
宁
\草线上辅导
Ü
H
#
曹
4(1)
$\bigcirc$
鋄
詗
ے
紜
噐
팸
微信小程序同名
ΙŊ
$\overline{}$
<u> </u>





State the **full names** of the registers that should appear in the diagram where the numbers are.

[2 marks]

Number	Full Name of Register
0	
9	
6	

0 3.	5	Interrupts can be generated by devices connected to the processor during the
		Fetch-Execute cycle.

Describe the role of interrupts.	[2 marks]



0 3.6	Explain why the volatile environment (the contents of registers) must be save an interrupt is serviced.	ed before [2 marks]
0 3.7	Explain the relationship between hardware and software.	[1 mark]

Turn over for the next question





0 4

An estate agency makes details of the properties that it has for sale available to potential customers through a website. The details of the properties and other data that are useful to the agency are stored in a relational database.

The individual web pages about specific properties that a customer can view are generated dynamically by a program from the data in the database.

A client-server system, which uses CRUD and REST, is used to provide details of properties in a web page that is being viewed in a web browser on a client computer.

Figure 3 shows the structure of the relations in the database.

### Figure 3

Property(<u>PropertyID</u>, HouseNum, Street, Area, Postcode, Bedrooms, Bathrooms, AskingPrice, SellerID)

Seller(SellerID, Title, Forename, Surname, Telephone)

Buyer(<u>BuyerID</u>, Title, Forename, Surname, Telephone, DesiredArea, MinBedrooms, MaxPrice)

Viewing(<u>BuyerID</u>, <u>PropertyID</u>, <u>ViewingDate</u>, ViewingTime)

Sale(SaleID, PropertyID, BuyerID, SalePrice)

- The Property relation stores details of the properties that are for sale. This includes the number of bedrooms and the number of bathrooms that a property has.
- The Seller relation stores details of people who are selling the properties.
- The Buyer relation stores details of the people who are looking to buy a property
  and information about the type of property they want, including the area that they
  want to live in, the minimum number of bedrooms that they need in a property and
  the maximum price that they are prepared to pay.
- An entry is made in the Viewing relation whenever a buyer arranges to look at a property.
- An entry is made in the Sale relation whenever a property is sold to a buyer. The SalePrice may be different to the AskingPrice for the property.

The list below contains four statements about the principles of CRUD and REST. One of these statements is false.

Shade **one** lozenge to indicate which statement is **false**.

[1 mark]

**A** CRUD is an acronym for Create, Retrieve, Update, Delete.



**B** REST allows JavaScript to communicate with the server using the HTTP protocol.

|--|

**C** The database is connected to the web browser using REST.

**D** The REST API will be created and run on the client computer.





An SQL query is executed to retrieve some details about properties with at least four bedrooms in a particular area. The following two records are found:

PropertyID	HouseNum	Street	Bedrooms
8026	12	Chester Drive	4
9034	23a	Castle Street	5

These records could be sent from the server to the client using XML or JSON.

**Figure 4** shows the query results encoded using each of these methods.

# Figure 4

Representation 1	Representation 2	
{"Properties":[	<properties></properties>	
{ "PropertyID": 8026,	<property></property>	
"HouseNum": "12",	<propertyid>8026</propertyid>	
"Street": "Chester Drive",	<housenum>12</housenum>	
"Bedrooms": 4 },	<pre><street>Chester Drive</street></pre>	
{ "PropertyID": 9034,	<bedrooms>4</bedrooms>	
"HouseNum": "23a",		
"Street": "Castle Street",	<property></property>	
"Bedrooms": 5 }	<propertyid>9034</propertyid>	
]}	<housenum>23a</housenum>	
	<pre><street>Castle Street</street></pre>	
	<bedrooms>5</bedrooms>	

0 4.2	Shade <b>one</b> lozenge to identify the method of encoding used by <b>Represe</b>	ntation 2. [1 mark]
	A JSON	
	B XML	
0 4.3	State <b>two</b> reasons why it could be argued that JSON is better than XML.	[2 marks]
	Reason 1	
	Reason 2	



A composite primary key has been selected for the Viewing relation. This consists of the attributes BuyerID, PropertyID and ViewingDate.

In selecting these attributes to form the primary key, what assumption has the database designer made about the behaviour of the buyers?

[1 mark]

**Figure 3** is repeated below so that you can answer Question **04.5** without having to turn back in the question paper.

# Figure 3

Property(<u>PropertyID</u>, HouseNum, Street, Area, Postcode, Bedrooms, Bathrooms, AskingPrice, SellerID)

Seller(SellerID, Title, Forename, Surname, Telephone)

Buyer(<u>BuyerID</u>, Title, Forename, Surname, Telephone, DesiredArea, MinBedrooms, MaxPrice)

Viewing(BuyerID, PropertyID, ViewingDate, ViewingTime)

Sale(SaleID, PropertyID, BuyerID, SalePrice)

Write an SQL query that will retrieve from the database the list of all properties that the buyer with BuyerID 23 might be interested in buying. The properties should:

- be in the buyer's desired area
- have at least the minimum number of bedrooms the buyer requires
- cost no more than the maximum price that the buyer is prepared to pay.

The list of properties returned should only include, for each property, the following details:

- the PropertyID
- the street that the property is on
- the number of bedrooms that the property has
- the asking price for the property.

The list should be ordered with the most expensive property at the top of the list and the least expensive at the bottom of the list.

[5 marks]



Do not write outside the box

10






0 5

**Figure 5** shows a computer (**Computer A**) which is located on a LAN in the UK. It is connected, via the Internet, to an email server (**Computer B**) which is located on a LAN in Belgium.

**Computer A** has IP address 192.168.2.3 and **Computer B** has the public IP address 141.134.27.8

Figure 5



0   5  . 1	The computers on subnet 192.168.2.0 have been configured using the DHCP system.
	State <b>one</b> advantage of using the DHCP system.  [1 mark]



0 5.2	Computer A has the IP address 192.168.2.3					
	Many other computers connected to the Internet have the same IP address.	Many other computers connected to the Internet have the same IP address.				
	Explain how two or more computers connected to the Internet can have the same IP address and still communicate with each other.  [2 mark]					
		<u> </u>				
		_				
0 5.3	In addition to routing, <b>Router A3</b> also acts as a firewall to protect the computers on the LAN in the UK.					
	Explain <b>four</b> different ways that a firewall can protect computers on a LAN.  [4 mark	s]				
		_				
		— —				
		_				
		_				
		_				



0	5	4

A packet of data is to be transmitted across the Internet from **Computer A** in the UK to **Computer B** in Belgium. A checksum will be used to attempt to detect if any errors have occurred during the transmission.

# Explain how:

- Computer A will use a subnet mask to determine whether or not it can send the packet directly to Computer B across the LAN or if the packet must be sent via the Internet
- the packet will be routed across the Internet
- the checksum can be used to determine if the received packet has been changed during the transmission.

n your answer you will be assessed on your ability to follow a li produce a coherent, relevant and structured response.	
•	[12 marks



Do not write outside the box

1	a	
•	J	

1 7		



Do not write outside the

0 6 . 1

**Figure 6** shows truth tables for four logic gates. The truth tables are labelled **Table A**, **Table B**, **Table C** and **Table D**.

# Figure 6

Table A				
Inputs		Output		
0	0	1		
0	1	0		
1	0	0		
1	1	0		

Table B		
Inputs Output		Output
0 0		0
0	1	1
1	0	1
1 1		0

Table C				
Inputs		Output		
0	0	1		
0	1	0		
1	0	0		
1	1	1		

Table D			
Inputs		Output	
0 0		0	
0	1	1	
1	0	1	
1	1	1	

Shade in **one** lozenge to indicate which truth table **does not** represent one of the logic gates: OR, XOR, NOR.

[1 mark]

Table	A

0

Table B

0

Table C


0

Table D

0



Do not write outside the








Do not write

A 7-segment display is a component used to display a digit on devices such as calculators. A 7-segment display consists of seven lights (called segments) which can be illuminated individually to make the shapes of digits. For example, the digit 3 could be displayed by illuminating five of the seven segments like this (black shading indicates an illuminated segment):



**Figure 7** shows part of a logic circuit which is designed to take a binary representation of a single decimal digit as its input and light up the segments to display the decimal digit. The part of the circuit shown controls the lighting of **just one segment** of the display.

Figure 7



The inputs to the circuit are **X3**, **X2**, **X1** and **X0**. Together these form the binary representation of the decimal digit to display. For example, if the inputs to the circuit were:

Х3	X2	X1	X0
0	1	0	1

then the display would need to show this pattern:



as 0101 is the binary representation of the decimal digit 5

The output  $\mathbf{Q}$  is connected to one segment of the display. When  $\mathbf{Q}$  is 1 this segment lights up, when it is 0 the segment does not light up.




- 0 6. 2 Complete every empty cell in the truth table below for the circuit in Figure 7
  - The listed inputs to the table (**X3**, **X2**, **X1**, **X0**) represent the decimal digits 0–9 in binary, which are the only allowed inputs.
  - The letters A–E have been used to label intermediate points on the circuit in Figure 7 to help you to work out the final output Q
  - · Some of the cells have been completed for you.

[4 marks]

INPUTS			INT	ERME	DIATI	E POI	NTS	OUTPUT	
Х3	X2	X1	X0	Α	В	С	D	Ε	Q
0	0	0	0						
0	0	0	1	1	0	1	0	0	0
0	0	1	0						
0	0	1	1	1	1	0	0	1	1
0	1	0	0						
0	1	0	1	0	0	1	1	1	1
0	1	1	0	0	0	1	1	1	1
0	1	1	1						
1	0	0	0	1	0	1	0	0	1
1	0	0	1						


**Figure 8** shows the patterns of segments that are illuminated for each of the decimal digits 0–9.

Figure 8



By considering the inputs and outputs of the circuit in **Figure 7** and consulting your trace table, state which of the segments in the display (labelled **a** to **g** below) the output **Q** from the circuit is controlling.

[1 mark]



Output **Q** is controlling segment



	Find
	Personal
	ut
	or t
	tor from
	lutor from www.wisesprout.co
	Wises
•	esprout
	rt.co

Personal Tutor from www.wisesprout.co.uk
找名校导师,用小草线上辅导(微信小程序同名)

0 6.4	Using the rules of Boolean algebra, simplify the following Boolean expression.
	$\overline{\overline{A} \cdot (A+1)} \cdot \overline{\overline{B}} \cdot \overline{\overline{A}} + \overline{\overline{B}+0}$
	You <b>must</b> show your working.  [4 marks]
	[+ marks]
	Answer



找名校导师,用小草线上辅导(微信小程序同名)

0 7 . 1		is a member of the set of integers, the set of rational bers, but <b>is not</b> a member of either the set of atural numbers.	
	Shade <b>one</b> lozenge to indicate w	hich number this is. [1 mark]	
	<b>A</b> -43	0	
	<b>B</b> $\frac{12}{35}$	0	
	<b>C</b> 87	0	
	<b>D</b> 107.834	0	
0 7.2	Shade <b>one</b> lozenge to indicate w use to measure the length of an i	hich type of number would be most appropriate to item, such as a piece of rope.  [1 mark]	
	A Integer	0	
	<b>B</b> Irrational	0	
	C Natural	0	
	<b>D</b> Rational	0	
	E Real	0	

Turn over for the next question



0 8

A warehouse stores products that are waiting to be delivered to supermarkets. The products are packed onto pallets. For example, a pallet might hold 120 boxes of washing powder. All of the products on one pallet are of the same type.

The individual products on the pallets could be identified by labelling them individually with barcodes or by attaching RFID (radio-frequency identification) tags to them.

Each barcode/RFID tag would store a representation of a ProductID number that uniquely identifies the type of product (eg 102546 might represent a specific brand and box size of washing powder) together with an ItemID number that is unique to the specific item (eg box number 1 of the washing powder, box number 2 of the washing powder etc).

**Figure 9** shows an example of five boxes of washing powder loaded onto a pallet and their ProductID and ItemID values.

### Figure 9

ProductID: 102546 ItemID: 1	102	ductID: 2546 nID:	Product 102546 ItemID: 3		· · · ·	ProductID: 102546 ItemID: 5	
--------------------------------------	-----	-------------------------	-----------------------------------	--	---------	--------------------------------------	--

**Figure 10** shows an excerpt from the simple database table that stores the details of the products that the warehouse has in stock.

Figure 10

ProductID	Description	QuantityInStock
102546	Washing Powder 1kg box	10 000
398352	Baked Beans 455g tin	1450
293820	Large Dishcloths	300

Some pallets delivered to the warehouse will be of products that already exist in the database table. Other deliveries will be of pallets of items that don't exist in the table because the warehouse has not stocked them before.



0 8.1	Explain why the warehouse owners might prefer the individual products to be identified using RFID tags.	
		[2 marks]
0 8 . 2	Evoloin why the product manufacturers or supermarket owners might profer	tho
0 8 . 2	Explain why the product manufacturers or supermarket owners might prefer individual products to be identified using barcode labels.	
		[2 marks]
	Question 8 continues on the next page	





0 8 . 3	Describe how an RFID reader would read the ProductID and ItemID values from RFID tags as pallets are delivered and explain how this data could be used to update the
	database table that stores details of the products that the warehouse has in stock.  You should include in your description references to the type(s) of SQL statements
	(eg INSERT, SELECT, UPDATE) that could be used and their purpose, but you do <b>not</b> need to write any SQL code.
	[6 marks]



0 9

**Figure 11** shows the format of a machine code instruction for a particular processor and one instruction in that format.

Figure 11

Opcode								(	Ope	rand	k				
Basic Machine Addressing Operation Mode															
1	0	0	1	1	1	1	0	0	1	1	1	1	0	1	0

0 9.1	If the operand can be used to refer to any location in the memory, how many locations can the processor address?	memory [1 mark]
0 9.2	One of the two addressing modes that the processor supports is immediate addressing.  Explain what is meant by immediate addressing.	[1 mark]

Question 9 continues on the next page



# Table 2 - Standard AQA assembly language instruction set

LOR Rd, <memory ref="">   Load the value stored in the memory location specified by <memory ref=""> into register d.    STR Rd, <memory ref="">   Store the value that is in register d into the memory location specified by <memory ref="">.    ADD Rd, Rn, <operand2>   Add the value specified in <operand2> to the value in register n and store the result in register d.    SUB Rd, Rn, <operand2>   Subtract the value specified by <operand2> from the value in register n and store the result in register d.    MOV Rd, <operand2>   Copy the value specified by <operand2> into register d.    COMP Rn, <operand2>   Compare the value specified by <operand2> into register d.    Compare the value specified by <operand2> into register d.    Compare the value specified by <operand2> into register d.    Compare the value specified by <operand2> into register d.    Compare the value specified by <operand2> into register d.    Compare the value specified by <operand2> into register d.    Always branch to the instruction at position &lt;1abel&gt; in the program.    B <condition> &lt;1abel&gt;   Branch to the instruction at position &lt;1abel&gt; if the last comparison met the criterion specified by <condition>    Possible values for <condition> and their meanings are:    EQ: equal to   NE: not equal to    GT: greater than   LT: less than    AND Rd, Rn, <operand2>   Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.    Perform a bitwise logical VOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.    Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand< th=""><th></th><th></th></operand<></operand2></operand2></operand2></operand2></operand2></operand2></operand2></condition></condition></condition></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></memory></memory></memory></memory>		
Store the value that is in register d into the memory location specified by <memory ref="">.  ADD Rd, Rn, <operand2> Add the value specified in <operand2> to the value in register n and store the result in register d.  SUB Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Copy the value stored in register n with the value specified by <operand2> into register d.  Always branch to the instruction at position &lt;1abe1&gt; in the program.  B <condition> &lt;1abe1&gt; Branch to the instruction at position &lt;1abe1&gt; if the last comparison met the criterion specified by <operand2> comparison met the criterion specified by <operand2> comparison met the criterion specified by <operand2> comparison met the value in register n and their meanings are:  EQ: equal to NE: not equal to GT: greater than LT: less than  AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></condition></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></memory>	LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by
specified by <memory ref="">.  ADD Rd, Rn, <operand2> Add the value specified in <operand2> to the value in register n and store the result in register d.  SUB Rd, Rn, <operand2> Copy the value specified by <operand2> into register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> Branch to the instruction at position <label> in the program.  Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></label></condition></label></label></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></memory>		-
Add the value specified in <operand2> to the value in register n and store the result in register d.  SUB Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> Branch to the instruction at position <label> in the program.  B <condition> <label> Possible values for <condition> and their meanings are:</condition></label></condition></label></label></condition></label></label></operand2></operand2></operand2></operand2></operand2></operand2></operand2>	STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
register n and store the result in register d.  SUB Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></condition></label></label></operand2></operand2></operand2></operand2></operand2></operand2>		<pre>specified by <memory ref="">.</memory></pre>
Sub Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Copy the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <operand2>.  Possible values for <condition> and their meanings are:</condition></operand2></label></label></condition></label></label></operand2></operand2></operand2></operand2></operand2></operand2>	ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> Branch to the instruction at position <label> in the program.  Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.  Possible values for <condition> and their meanings are:</condition></condition></label></label></label></condition></label></label></operand2></operand2></operand2></operand2>		register n and store the result in register d.
MOV Rd, <operand2>         Copy the value specified by <operand2> into register d.           CMP Rn, <operand2>         Compare the value stored in register n with the value specified by <operand2>.           B <label>         Always branch to the instruction at position <label> in the program.           B <condition> <label>         Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.           Possible values for <condition> and their meanings are: EQ: equal to Set; greater than LT: less than         NE: not equal to Set; greater than LT: less than           AND Rd, Rn, <operand2>         Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.           ORR Rd, Rn, <operand2>         Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register d.           MVN Rd, <operand2>         Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></condition></condition></label></label></condition></label></label></operand2></operand2></operand2></operand2>	SUB Rd, Rn, <pre>coperand2&gt;</pre>	Subtract the value specified by <pre><pre>operand2&gt; from the value</pre></pre>
CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></condition></label></condition></label></condition></label></condition></label></condition></label></condition></label></label></operand2></operand2>		in register n and store the result in register d.
specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></condition></label></label></operand2>	_	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>
Always branch to the instruction at position <1abel> in the program.  B <condition> &lt;1abel&gt; Branch to the instruction at position &lt;1abel&gt; if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></condition>	CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
program.  B <condition> &lt;1abel&gt; Branch to the instruction at position &lt;1abel&gt; if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></condition>		specified by <operand2>.</operand2>
Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label>	B <label></label>	Always branch to the instruction at position <label> in the</label>
comparison met the criterion specified by <condition>.  Possible values for <condition> and their meanings are:</condition></condition>		program.
Possible values for <condition> and their meanings are:</condition>	B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
EQ: equal to GT: greater than LT: less than  AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>		comparison met the criterion specified by <condition>.</condition>
AND Rd, Rn, <pre></pre>		Possible values for <condition> and their meanings are:</condition>
AND Rd, Rn, <pre> Perform a bitwise logical AND operation between the value in register n and the value specified by <pre> Perform a bitwise logical OR operation between the value in register n and the value specified by <pre> Perform a bitwise logical OR operation between the value in register n and the value specified by <pre> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <pre> <pre> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <pre> <pre> Perform a bitwise logical NOT operation on the value specified by <pre> Spec</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>		EQ: equal to NE: not equal to
in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>		GT: greater than LT: less than
store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>	AND Rd, Rn, <pre><pre>AND Rd, Rn, <pre><pre><pre><pre></pre></pre></pre></pre></pre></pre>	Perform a bitwise logical AND operation between the value
ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>		in register n and the value specified by <pre><operand2></operand2></pre> and
register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>		
store the result in register d.  EOR Rd, Rn, <pre>Operand2&gt;</pre> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <pre><pre></pre></pre>	ORR Rd, Rn, <operand2></operand2>	
EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>		register n and the value specified by <pre><pre>operand2&gt; and</pre></pre>
between the value in register n and the value specified by <pre></pre>		store the result in register d.
<pre></pre>	EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation
MVN Rd, <pre> Perform a bitwise logical NOT operation on the value specified by <pre> spe</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>		between the value in register n and the value specified by
specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2>		<pre><operand2> and store the result in register d.</operand2></pre>
LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2>	MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value
number of bits specified by <pre>operand2&gt; and store the</pre>		specified by <pre><pre>operand2&gt; and store the result in register d.</pre></pre>
result in register d.  LSR Rd, Rn, <pre> Logically shift right the value stored in register n by the number of bits specified by <pre> number of bits specified by <pre> result in register d. </pre></pre></pre>	LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the
LSR Rd, Rn, <pre>coperand2&gt; Logically shift right the value stored in register n by the number of bits specified by <pre>coperand2&gt; and store the result in register d.</pre></pre>		number of bits specified by <pre><pre>operand2&gt;</pre> and store the</pre>
number of bits specified by <pre><pre>operand2&gt; and store the result in register d.</pre></pre>		result in register d.
result in register d.	LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the
<u> </u>		number of bits specified by <pre><pre>operand2&gt;</pre> and store the</pre>
HALT Stops the execution of the program.		result in register d.
	HALT	Stops the execution of the program.

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction.

### Interpretation of operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general-purpose registers that the programmer can use are numbered 0–12



0 9.3	The Vernam cipher encrypts a plaintext character by performing a logical operation between a character in the plaintext and part of the key.
	Write an assembly language program, using the AQA assembly language instruction set shown on page 28 in Table 2, to encrypt a plaintext character using this method.
	You should assume that:
	<ul> <li>the character code of the plaintext character to be encrypted is stored in memory location 101</li> <li>the part of the key to use to encrypt the character is stored in memory location 102</li> </ul>
	The encrypted ciphertext character should be stored in memory location 103  [3 marks]

Question 9 continues on the next page



0 9 . 4

A message has been encrypted using the Caesar cipher with a key value of 5

Using the Caesar cipher, each capital letter is replaced by another capital letter (as determined by the key value) whenever it is encrypted or decrypted.

The pseudocode in **Figure 12** is supposed to decrypt a single capital letter character in the message, but it does not work properly.

# Figure 12

```
asciicode ← CHAR_TO_INT(ciphertextcharacter)
asciicode ← asciicode - 5
plaintextcharacter ← INT TO CHAR(asciicode)
```

- CHAR TO INT is a function that returns the ASCII code of a character.
- INT\_TO\_CHAR is a function that returns the character corresponding to an ASCII code.

The ASCII code for capital letters is shown in Figure 13.

Figure 13

Letter	ASCII
	Code
Α	65
В	66
С	67
D	68
Е	69
F	70
G	71
Н	72
	73
J	74
K	75
L	76
М	77

Letter	ASCII
	Code
N	78
0	79
Р	80
Q	81
R	82
S	83
Т	84
U	85
V	86
W	87
Х	88
Υ	89
Z	90

By analysing the pseudocode in **Figure 12**, explain what the problem with the algorithm represented by the pseudocode is **and** how it could be rectified.


[3	marks]

_		



8

Do not write outside the





1	0

A company provides a social media service through which members can share information about themselves and view information and news from their friends.

The service also displays current affairs news stories to its members. The service does not have journalists who write the stories but instead it uses algorithms to select news stories written by other organisations and individuals and shows these. Different news stories may be shown to different members.

### Discuss:

- how algorithms might determine which current affairs news stories to display to an individual member
- the moral, ethical and legal considerations that the developers of the system and its operators should consider in relation to how the algorithms work and which news stories are displayed.

. ,	[6 marks]



	Do not
	Do not write outside the
	box
	₽
	nd P
	erso
	onal
	Tuto
	or fro
	om v
	× × ×
	.wis
	espr
	out.
	Find Personal Tutor from www.wisesprout.co.uk
	<del>&gt;</del>
	K Ú
	(文 业
	找名校导师,用小
	早 美
	<u>草线上</u> 辅导(微信小柱序回名) 6
	4TC
	资
	立
	<u></u>
Turn over for the next question	<u> </u>

Turn over ▶

Find Personal Tutor from www.wisesprout.co.uk

找名校导师,用<u>小草线上辅</u>导(微信小程序同名)



1 1.1	The list towers is defined as:
	towers = ["Blackpool", "Paris", "New Brighton", "Toronto"]
	What are the head and tail of this list?  [1 mark]
	Head
	Tail
1 1.2	Figure 14 shows some code written in a functional programming language.
	Figure 14
	total $[] = 0$ total $(x:xs) = x + total (xs)$
	The following notes are provided to help you understand the syntax of the code in <b>Figure 14</b> :
	<ul> <li>[] is the empty list</li> <li>(x:xs) as the argument to a function splits a list into two parts, the head x and tail xs.</li> </ul>
	Describe how the total function works to add up all of the numbers in a list.  [3 marks]




	-
	=
	=
	-
	discila
	U
	9
	Ξ
	2
	2
	2
	_
	=
	2
	=
	<
	3
	3
٦	deap.
	ă
	ď
	τ
	-

1747	
-	
一十八人	H
i	_
t	Ш
ý	۲
ķ	
H	_
4	÷
₫	Ė
1×1-15-1	1
	_
_	_
5	
2	S
1	III
ئ	_
-	3
INTERIOR	í
Ξ	L
_	14
J	]
т	k
-	٠,

	Functional programming languages support higher-order functions such as ${\tt map}$ and ${\tt fold}.$	out
1 1.3	Explain what a higher-order function is.  [2 marks]	
		-
1 1.4	What is the result of this application of the fold function?	
	fold (*) 1 [2, 3, 2] [1 mark]	
	Result	

# **END OF QUESTIONS**







Question number	Additional page, if required. Write the question numbers in the left-hand margin.



Question number	Additional page, if required. Write the question numbers in the left-hand margin.



Do not write outside the box

Question number	Additional page, if required. Write the question numbers in the left-hand margin.



Do not write outside the

There are no questions printed on this page

DO NOT WRITE ON THIS PAGE ANSWER IN THE SPACES PROVIDED

### Copyright information

For confidentiality purposes, all acknowledgements of third-party copyright material are published in a separate booklet. This booklet is published after each live examination series and is available for free download from www.aqa.org.uk.

Permission to reproduce all copyright material has been applied for. In some cases, efforts to contact copyright-holders may have been unsuccessful and AQA will be happy to rectify any omissions of acknowledgements. If you have any queries please contact the Copyright Team.

Copyright © 2020 AQA and its licensors. All rights reserved.





IB/G/Jun20/7517/2